




REVISIONS				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL.	11009	07/26/95	DEG/



DETAIL A  
TYP. SCALE: 20X

DIMENSIONS ARE IN MILLIMETERS

NOTES: UNLESS OTHERWISE SPECIFIED

- STANDARD LEAD FINISH:  
7.62 MICROMETERS MINIMUM SOLDER PLATING (85/15)  
THICKNESS ON COPPER.
- DIMENSION DOES NOT INCLUDE MOLD PROTRUSION.  
MAXIMUM ALLOWABLE MOLD PROTRUSION 0.25mm PER SIDE.
- REFERENCE JEDEC REGISTRATION MO-143, VARIATION GA,  
DATED MAR/93.

APPROVALS	DATE	National Semiconductor		
DRAWN <i>D.E. Grady</i>	07/26/95	2900 Semiconductor dr., Santa Clara, CA 95052-8090		
DFTG. CHK.		PQFP, JEDEC METRIC, 32 X 32 X 3.4mm, 240 LEAD		
ENGR. CHK.		SCALE	SIZE	DRAWING NUMBER
		N/A	C	MKT-VWA240A
		DO NOT SCALE DRAWING		REV A
		SHEET 1 of 1		

